Timing Analysis and Response Time of End to End Packet Delivery in Switched Ethernet Network

Vahid Hassani, H.A. Talebi, Masoud Shafiee, and Hassan Taheri

Abstract—This paper presents an approach for timing analysis and response time of end to end packet delivery for Ethernet Networked Control System (ENCS). Ethernet is a popular network for control applications. However, traditional Ethernet network suffers from non-deterministic handling of the network communication caused by Carrier Sense Multiple Access Collision Detection (CSMA/CD) Protocol, where the nodes compete for access to the media. In this paper, a collision free network configuration model for Ethernet is used which is more suitable for control application as compared to the traditional network configurations. The office network is separated from the control network and a fully switched Ethernet network is employed for control network. The timing behaviour of a fully switched network is analysed and the response time of end to end packet delivery in switched Ethernet network is derived. This analysis can then be served as a time delay model for NCS.

Key words—Switched Ethernet Network, Full-Duplex Mode, Timing Analysis, Time Response.

I. INTRODUCTION

Networked Control Systems (NCS) are feedback control systems in which the control loops are closed through a real-time network. These systems have advantages such as lower installation costs, increased flexibility, and rapid installation. However communication delay is a general problem in NCS, and it can destabilize the closed loop system. Ethernet is a popular network for control applications. Its single channel for communications results in fast speed, low cost and easy installation. However, traditional Ethernet networks are not suitable for real-time applications due to the non-deterministic handling of the network communication caused by CSMA/CD, access control protocol where the nodes compete for access to the media [4]. When two nodes try to send their messages simultaneously, a collision occurs, the transmission will cease and after a random amount of time, a retransmission will be tried. The most popular method of collision-avoidance, which presents a deterministic Ethernet, is to introduce single collision domains for each node, thereby eliminating access contention. This is achieved by implementing a full duplex switched Ethernet Network.

Switched Ethernet has been used for real-time applications in [4], [5], [8], [9]. Periodic scheduling of real-time traffic in a switched network has been suggested in [4] to avoid the non-deterministic behaviour of Ethernet network. In [9], a soft real-time packet scheduling algorithm for MAC-layer in switched Ethernet network has been presented. In [10], [11], [16] the issue of modelling the Ethernet switch and performance evaluation of its real-time features have been considered, but the buffer overflow problem has not been addressed. In [12], the basic concepts of Ethernet’s capability to deliver a real-time communication system has been introduced and in [13] some of the real-time solutions, available to industry to date are presented, but, the key feature of a real-time system, the timing analysis left intact. Flow control and congestion avoidance in switched Ethernet LANs has been considered in [8] with no timing analysis. In [14], the queuing delays inside the switch for periodic control system applications were estimated, but the buffer overflow problem was not considered. In [15], the influence of the service strategies in switched Ethernet on delays is investigated by simulation when the worst case source behaviour could be characterized. A comparison of the worst case analysis for end to end delay in different switched Ethernet architectures has been given in [17], but the effect of Pause operation has not been considered. In [18], design and evaluation methodology for a switched Ethernet architecture was proposed. They have used a known maximum end to end delay in real-time applications; In [19], new protocol for real-time applications in Switched Ethernet was presented. In [20], [21], an upper bound for maximum end to end delays of time-critical messages over the network was derived.

In this paper, a collision free network configuration model for Ethernet is used which is more suitable for control applications as compared to the traditional network configurations. The office network is separated from the control network and a fully switched Ethernet network is employed for control network. The timing behaviour of a fully switched network is analysed and the response time of end to end packet delivery in switched Ethernet network is derived. This analysis can then be served as a time delay model for NCS. The rest of the paper is organized as follows: In Section II, we present a traditional configuration of Ethernet and demonstrate its disadvantages in control application. Then, another network configuration is presented which is more suitable for control applications. In Section III, the timing analysis problem is defined and the main results of the paper, namely the timing analysis and deriving the response time for a set of successfully
transmitted messages are given in Sections IV and V. A numerical example is presented in Section VI, and Section VII concludes the paper.

II. NETWORK CONFIGURATION

A. Traditional Configuration

Fig. 1 shows a traditional networked feedback control system composed of sensors, actuators and controller attached to personal computers, printers and internet. It is visible that non-control traffic will affect the performance of the control system. Sending large files through the network, would utilize most network’s capacity, and would cause slow transmission for other parties. In this scheme, entire network's users can be affected by a single intensive user. As a result, network delay among sensors, actuators and controller will be increased.

B. Networked Control Configuration

In this section, an alternative configuration is presented which will prevent an intensive user affect the entire network and will be more suitable for timing analysis. The large messages in the network correspond to non-control part and usually control messages are not large, hence an effective solution is to separate the control system from other parts of the network. We will use two sub-networks, office network and control network. The connection between the two networks and outside world similar to the Internet is established through a router. This scheme is shown in Fig. 2. In this scheme, the only device seeing all messages is the router and it will divide the control traffic and non-control traffic in two sub-networks by looking at the recipient's address. Therefore, the transmission between the two networks is done only when it is needed.

Suppose that a sensor is sending data to the controller, then all other parts in the control network that need data transfer have to wait until the bus becomes idle. This behaviour is called half-duplex that means data can only be transmitted in one direction at a time. Using a Local Area Network (LAN) switch (Fig. 3) increases the efficiency of the network. In this case all hubs of the Ethernet network are replaced with dedicated segments for every node. Each switch can support up to a hundred of these segments. The switch and the node are the only components that are connected to each segment. Hence, the switch can pick up every transmission before it reaches to other nodes and forward the frame to the appropriate segment. This means that, the message only reaches the planned recipient. In all switches, there are some high speed buffer memories to store frames before forwarding to proper segment. This mode of switching is called store and forward. In this mode, faulty messages are not forward to the receiver because frames will be checked before the transmission. Another advantage of this configuration is that collision will not occur between different nodes. This network is called full duplex which is a collision free network. The policy of service in buffer is First In First out (FIFO). Messages more than buffer capacity will lead to buffer overflow. Similar configurations were also suggested in [4]-[6], [8], [10]. It has been shown in [4], [6], [8] that the advance configurations can increase the network's efficiency and eliminate data collisions.

III. PROBLEM DEFINITION

As mentioned in the previous section, each segment of the network has only two components, LAN switch and station. Moreover, in the case of buffer overflow, some messages would be dropped. Fortunately, 802.3 [2], [3] has the optional MAC control portion which makes it possible to be employed in a real-time manner in the Ethernet station. A special operation of PAUSE [2], [3], resolves buffer overflow problem in full duplex mode. The mechanism of this command is a simple "stop-wait-restart" form of flow control. In Fig. 4, a linear buffer with PAUSE operation is shown. When a node receives a PAUSE frame, it stops...
sending data frames for a specific time that is mentioned in the PAUSE frame. After expiring this time, sending data frame is restarted by the sender node from stopping point. The PAUSE command can be cancelled by another PAUSE frame with a parameter of zero time and similarly PAUSE period can be extended by another PAUSE frame with a non-zero time, before expiring the first PAUSE period. As can be seen in Fig. 4, when the buffer fills up to a predetermined high level, a PAUSE frame is send to prevent packets from being dropped, before buffer becomes full. After expiring PAUSE period or when the buffer empties below a predetermined low level, the PAUSE would be finished or cancelled (by sending a PAUSE command with zero time). In this case we use maximum capacity of switch without dropping any packet.

In sequel, we present the main results of the paper, i.e. analyzing the timing behaviour of the network.

![Fig. 4: Input Buffer with PAUSE Command](image)

### IV. TIMING ANALYSIS

We assume that all sensors in control network have an equal sampling time, hence the n stations transmit q packets to a target simultaneously and buffers can store m packets. We also assume that the input bandwidth \( \lambda_{in} \) (frames/second), output bandwidth \( \lambda_{out} \) and switch’s processing speed \( \lambda_p \) are known. Borrowed from queuing theory [1], the G/G/1 model is used for the switch which allows us to assume that each buffer is processed by a switch at a rate of \( \lambda_p / n \). As mentioned in the previous sections, if the output buffer is full, transferring packets is stopped until some packet leaves the switch. On the other hand, if the input buffer reaches an upper level \( h \), it will transmit a PAUSE frame to the sender and only one more message will be received from the sender due to the PAUSE frame propagation delay. Transmission cannot be started until the input buffer reaches a lower level \( l \) or the PAUSE frame times out.

#### Output Buffer

Output buffer will become full when the switch processing rate is higher than the output port’s rate (\( \lambda_p > \lambda_{out} \)) and it will never fill up otherwise. Hence, the time takes for an output buffer with size m to be filled up can be expressed as:

\[
T_{fill-out} = \left\{ \begin{array}{ll} \frac{m}{\lambda_p - \lambda_{out}} & \text{if } \lambda_p > \lambda_{out} \\ \infty & \text{otherwise} \end{array} \right. \tag{1}
\]

#### Input Buffer

To assess the behaviour of the input buffer, four different working conditions can be considered:

1. Neither output buffers nor input buffers get full.
2. Input buffers never fill up but the output buffers get full.
3. Input buffers fill up but output buffers never fill up.
4. Both buffers fill up.

#### A. Case I

In this case, we have \( \lambda_{out} \geq \lambda_p \) and \( \lambda_{in} \leq (\lambda_p / n) \), the required time to receive \( q \) packets from each sender is \( q / \lambda_{in} \).

#### B. Case II

In this case, after the output buffer gets full, it can receive another frame from the input buffers only after transmitting a frame to the receiver. Therefore, the equivalent processing rate can be given as:

\[
\frac{1}{\lambda_{eq}} = \frac{1}{\lambda_{out}} + \frac{1}{\lambda_p} \tag{2}
\]

As we described in the previous section, each buffer is processed by a switch at a rate of \( \lambda_{eq} / n \). The time required for an input buffer to receive \( q \) packets from each sender is then \( q / \lambda_{eq} \) and we have \( \lambda_{eq} \leq (\lambda_{eq} / n) \).

#### C. Case III

The time required for the input buffer to reach the upper level is \( T_u = h / (\lambda_{in} - \lambda_p / n) \). The Pause frame will then be sent to the sender after this time and the transmission will be restarted after the buffer reaches the lower level or PAUSE time expires. This time can be calculated as:

\[
T_r = \min \left\{ \frac{h-l+1}{\lambda_p / n}, T_{pause} \right\} \tag{3}
\]

Since \( (\lambda_p / n) < \lambda_{in} \), the input buffer will reach the upper level again and oscillate between the upper and lower level. The time required for the input buffer to reach the upper level again is:

\[
T_{r-h} = \left\lceil \frac{T_r (\lambda_p / n)}{\lambda_{in} - (\lambda_p / n)} \right\rceil \tag{4}
\]

The floor function in this equation indicates that the switch does not accept or store partial frames.

#### D. Case IV

In this case, after the output buffer gets full, it can only receive a frame from the input buffers, after it transmits a frame to the receiver. The equivalent processing rate can then be obtained as (2) where each buffer is processed by a switch at a rate of \( \lambda_{eq} / n \). In the event that the output buffer just gets full, \( n_t = \left\lfloor T_{fill-out} \times (\lambda_{eq} - (\lambda_p / n)) \right\rfloor \) frames exist in the input buffer. The time required for the input buffer to
reach to the upper level is given by
\[ T_h = \begin{cases} 
\frac{h}{\lambda_{se}} & \text{if } h/\lambda_{se} < T_{fill-o} \\
(h - n_1)/\lambda_{se} + T_{fill-o} & \text{otherwise}
\end{cases} \] (5)
where \( \lambda_{se} = \lambda_{in} - (\lambda_p / n) \). The first case in (5) is the case where the input buffer fills up faster than the output buffer and second case is the case where the input buffer fills up slower than the output buffer. The input buffer will reach to the lower level but the required time for this is different at different times, since the input buffers’ levels vary between the lower and upper levels. We will denote \( T_i^j \) as the \( i \) th time for the sender to restart the transmission:
\[ T_i^j = \begin{cases} 
1 & \text{if } T_h + t_j \geq T_{fill-o} \\
\min \{T_{pcd}, T_{pause}\} & \text{if } T_h + t_j + t_2 > T_{fill-o} \\
t_2 & \text{otherwise}
\end{cases} \] (6)
where \( t_j = \min \{(h - l + 1)/(\lambda_e / n), T_{pause}\} \), and
\[ t_2 = \min \{(h - l + 1)/(\lambda_p / n), T_{pause}\} , \] and
\[ T_3 = \sum_{k=0}^{r-1} (T_r^k + T_{r-h}^k) , \] where \( T_r^k \) is the time required to reach the upper level for the \( i \) th time, \( T_{r-h} \) is assumed to be zero, and \( t_j \) is the time between the first and the \( i \) th time that the buffer reaches the upper level \( h \). In equation (6), the first case is related to the situation where the output buffer fills up before sending the PAUSE frame, the second case is related to the situation where the output buffer fills up after receiving \( r \) frames and \( T_{pcd}^i \) is given by:
\[ T_{pcd}^i = \frac{r}{\lambda_p / n} + \frac{h - l - r + 1}{\lambda_e / n} \] (7)
where \( r \) is the smallest integer satisfying:
\[ T_h + \sum_{k=1}^{r-1} (T_r^k + T_{r-h}^k) + (r + 1)/(\lambda_p / n) > T_{fill-o} \] (8)
The third case in (6) is the case where the output buffer will not fill up during this high to low level process. To compute the time required to reach the upper level, the level of the input buffer before the senders restart the transmission shall be known. We will denote \( n_{i}^{iap} \) as the level of the input buffers after the \( j \) th pause time:
\[ n_{i}^{iap} = \begin{cases} 
n_1 & \text{if } T_h + t_j \geq T_{fill-o} \\
n_{pcd}^{i} & \text{if } T_h + t_j + t_2 > T_{fill-o} \\
n_2 & \text{otherwise}
\end{cases} \] (9)
where \( n_1 = \max \left\{ l, h + 1 - \left\lceil T_{pause} (\lambda_e / n) \right\rceil \right\} \) and
\[ n_2 = \max \left\{ l, h + 1 - \left\lceil T_{pause} (\lambda_p / n) \right\rceil \right\} \] .
In equation (9), the first case is the case where the output buffer is full. The second case is the case where the output buffer fills up in the pause period time and is described in equation (10). The third case is related to the case where the output buffer is not full. In equation (9), \( n_{pcd}^{i} \) is given by:
\[ n_{pcd}^{i} = \begin{cases} 
h + 1 - \left\lceil T_{pause} (\lambda_p / n) \right\rceil & \text{if } T_{pause} \leq t_{i1} \\
n_{22} & \text{if } t_{i1} < T_{pause} \leq t_{i2} \\
l & \text{otherwise}
\end{cases} \] (10)
where \( n_{22} = h + 1 - r - \left\lceil (T_{pause} - t_{i1}) (\lambda_e / n) \right\rceil \) and \( r \) can be found from equation (8),
\[ t_{i2} = r / (\lambda_p / n) + (h + 1 - r - l) / (\lambda_e / n) , \] and
\[ t_{i1} = r / (\lambda_p / n) . \]
In equation (10), the first case is related to the case where the pause expires before the output buffer is filled up, the second case is the case where the input buffer fills up after the output buffer is filled up, and the third case is related to the case where the input buffer returns to the low level before the pause expires. In a similar manner, we can calculate \( T_{r-h}^k \):
\[ T_{r-h}^k = \begin{cases} 
t_{13} & \text{if } T_h + t_{33} \geq T_{fill-o} \\
T_{pcd}^{i} & \text{if } T_h + t_{33} + t_{23} > T_{fill-o} \\
t_{23} & \text{otherwise}
\end{cases} \] (11)
where \( t_{13} = (h - n_{iap}^i) / (\lambda_m - \lambda_{eq} / n) \) and
\[ t_{23} = (h - n_{iap}^i) / (\lambda_m - \lambda_{eq} / n) , \] and
\[ t_{33} = \sum_{k=1}^{i} (T_r^k + T_{r-h}^k) . \]
In equation (11), the first case is the case where output buffer has already filled up, the second case deals with the case that processing rate varies and the last case is related to the case where the output buffer will not get full, during this resume transmission to the high level. Similar to equation (6), \( T_{r-h}^0 \) is assumed to be zero and \( T_{pcd}^{i} \) is given by:
\[ T_{pcd}^{i} = \frac{r}{\lambda_m - \lambda_p / n} + \frac{h - r - n_{iap}^i}{\lambda_m - \lambda_{eq} / n} \] (12)
where \( r \) is the smallest integer satisfying:
\[ T_h + \sum_{k=1}^{r-1} (T_r^k + T_{r-h}^k) + (r + 1) / (\lambda_p / n) > T_{fill-o} \] (13)
This is related to the case where the output buffer fills up after receiving \( r \) frames.

V. TIME RESPONSE

After timing analysis for the advance configuration, we can now derive the time required for \( n \) sensors to transmit \( q \) packets through a switch to the controller at the same time. We can divide the time response into five sections:

1. \( T_1 \), the time required for travelling the first bit of data from the sender to the switch (propagation delay).
2. \( T_2 \), the time required for receiving all packets in the switch.
3. \( T_3 \), the time for clearing all packets in the input buffer.
4. $T_4$, the time required for clearing all packets in the output buffer.
5. $T_5$, the time required for travelling the last bit of data from switch to the receiver (propagation delay). It is clear that $T_4$ and $T_5$ depend on the physical distance. Now, similar to the previous section, four cases are considered:

**A. Case I**

In this case, the input and output buffers never fill up and PAUSE operation would not be activated. Hence, $T_2$ is equal to $q / \bar{\lambda}_{in}$. When the input buffer receives the last bit of data, only one more frame will be left in the input buffers, so $T_3$ and $T_4$ are equal to $1/(\bar{\lambda}_p/n)$ and $1/\bar{\lambda}_{out}$, respectively. Then the total response time will be given as

$$T = T_1 + T_2 + T_3 + T_4 + T_5.$$  

**B. Case II**

In this case, the input buffers never fill up but the output buffer fills up. The output buffer can receive a frame from the input buffers, only after transmitting a frame to the receiver. Therefore, the equivalent processing rate can be computed as equation (2). Input buffers never fill up and $T_2$ will be equal to $q / \bar{\lambda}_{in}$. When the input buffer receives the last bit of data, only one more frame will be left in the input buffers, hence $T_3$ can be expressed as:

$$T_3 = \begin{cases} 1/(\bar{\lambda}_p/n) & \text{if } T_2 < T_{fill-out} \\ 1/(\bar{\lambda}_q/n) & \text{otherwise} \end{cases}$$  

where $T_4$ is given by:

$$T_4 = \begin{cases} \frac{(T_2 + T_3)(\bar{\lambda}_p - \bar{\lambda}_{out})}{\bar{\lambda}_{out}} & \text{if } T_2 + T_3 < T_{fill-out} \\ m/\bar{\lambda}_{out} & \text{otherwise} \end{cases}$$  

Then the total response time will be given by

$$T = T_1 + T_2 + T_3 + T_4 + T_5.$$  

**C. Case III**

In this case, the input buffers fill up but the output buffer never fills up. Then, the equivalent processing rate can be computed as equation (2). As mentioned before, two operation modes, namely pause and transmit can be considered. Hence, we can compute the time required for each transmit cycle, and the number of messages which are transmitted during one cycle. The number of cycles required for $n$ senders to transmit $q$ packets from each node to the switch can be computed as the smallest integer $k$ satisfying:

$$[T_k \bar{\lambda}_{in}] + \sum_{i=0}^{k-1} [T_{r,i} \bar{\lambda}_{in}] \geq q$$  

(16)

Now, $T_2$ can be calculated as:

$$T_2 = \left\{ \begin{array}{ll} T_h + \sum_{i=0}^{k-1} (T_{r,i} + T_{p,i}) + T_r + \frac{R_m}{\bar{\lambda}_{in}} & \text{if } k > 0 \\ q / \bar{\lambda}_{in} & \text{otherwise} \end{array} \right.$$  

(17)

where $k$ is defined in (16) and $R_m = q - \sum_{i=0}^{k-1} [T_{r,i} \bar{\lambda}_{in}]$ which describes the number of remaining messages after $k-1$ cycles, $T_h$ is the time required for the input buffer to reach the upper level for the first time and $\sum_{i=0}^{k-1} (T_{r,i} + T_{p,i}) \sum_{i=0}^{k-1} [T_{r,i} \bar{\lambda}_{in}]$ gives the time between the first and $k$ th time, that the input buffer reaches the upper level. In order to calculate $T_3$, we need to know the number of frames in the buffer when the switch receives the last frame:

$$n_3 = \begin{cases} \left\lfloor \frac{q}{\bar{\lambda}_{in}} (\bar{\lambda}_{in} - \bar{\lambda}_{out}) \right\rfloor & \text{if } \lfloor T_k \bar{\lambda}_{in} \rfloor \geq q \\ h + 1 - \left( T_2 \frac{\bar{\lambda}_{in}}{\bar{\lambda}_{out}} \right) + \left\lfloor \frac{R_m}{\bar{\lambda}_{in}} (\bar{\lambda}_{in} - \bar{\lambda}_{out}) \right\rfloor & \text{otherwise} \end{cases}$$  

(18)

The first case in this equation is related to the case where the switch has received $q$ frames, before the input buffer reaches the upper level for the first time and $h + 1 - \left( T_2 \frac{\bar{\lambda}_{in}}{\bar{\lambda}_{out}} \right)$ is the number of frames in the buffer after $(k - 1)$ th Pause time. We can calculate the number of frames which will be received by the input buffer after $(k - 1)$ th Pause time, by $\left\lfloor \frac{R_m}{\bar{\lambda}_{in}} (\bar{\lambda}_{in} - \bar{\lambda}_{out}) \right\rfloor$. Now, $T_3$ can be expressed as:

$$T_3 = \frac{n_3}{\bar{\lambda}_{in}}$$  

(19)

When the output buffer receives the last bit, only one more frame will be left in the output buffer, so $T_4$ is equal to $1/\bar{\lambda}_{out}$.

Then the total response time will be given as

$$T = T_1 + T_2 + T_3 + T_4 + T_5.$$  

**D. Case IV**

In this case, when the output buffer fills up, it can receive a frame from the input buffers only after transmitting a frame to the receiver. Therefore, the equivalent processing rate can be computed as (2). We can assume each buffer is processed by a switch at a rate of $\bar{\lambda}_{eq} / n$ [1]. The input buffers will fill up if $\bar{\lambda}_{in} > (\bar{\lambda}_{eq} / n)$. Noting the two modes of operations, i.e. pause and transmit, the required number of cycles for $n$ senders to transmit $q$ packets from each node to the switch can be computed as the smallest integer $k$ satisfying:

$$[T_k \bar{\lambda}_{in}] + \sum_{i=0}^{k-1} [T_{r,i} \bar{\lambda}_{in}] \geq q$$  

(20)

Now, $T_2$ can be calculated as:
Consider the control network shown in Fig. 2 with 10 sensors and 1 controller. Input and output ports have been connected to 100 Mbps Ethernet cables with the effective bandwidth of 99.1 Mbps (effective bandwidth is the amount of information except the erroneous frames, transmitted in one second), each frame has a size of 12204 bits (maximum frame size, \( \lambda_p \) is equal to 14880 frames per second (using Cisco Catalyst 6500 Ethernet switch), size of the buffers is equal to 16 frames and the low level and the high level in the buffers are at 9 and 14 frames, respectively. The total response time, if each of these 10 sensors transmits 50 frames to a controller, would be obtained as 0.107 seconds. The results are summarized in Table I.

<table>
<thead>
<tr>
<th></th>
<th>time</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5 ( \mu s )</td>
</tr>
<tr>
<td>2</td>
<td>86.22 ms</td>
</tr>
<tr>
<td>3</td>
<td>19 ms</td>
</tr>
<tr>
<td>4</td>
<td>2 ms</td>
</tr>
<tr>
<td>5</td>
<td>5 ( \mu s )</td>
</tr>
</tbody>
</table>

**VII. CONCLUSION**

In this paper, an approach for timing analysis and response time of end to end packet delivery for Ethernet Networked Control System (ENCS) was considered. We considered a collision free network configuration which is more suitable for control application as compared to the traditional network configurations. The office network was separated from the control network and a fully switched Ethernet network is employed for control network. The timing behaviour of a fully switched network has been analysed and the response time of end to end packet delivery in switched Ethernet network has derived.

**REFERENCES**